Phase-locked loops : (Record no. 2009)

000 -LEADER
fixed length control field 02082cam a2200397 a 4500
001 - CONTROL NUMBER
control field 13128423
003 - CONTROL NUMBER IDENTIFIER
control field OSt
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20150812143539.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 030319s2003 nyua b 001 0 eng
010 ## - LIBRARY OF CONGRESS CONTROL NUMBER
LC control number 2003046445
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 0071412018 [hardbound]
040 ## - CATALOGING SOURCE
Original cataloging agency DLC
Transcribing agency DLC
Modifying agency DLC
082 00 - DEWEY DECIMAL CLASSIFICATION NUMBER
Edition number 21
100 1# - MAIN ENTRY--PERSONAL NAME
Personal name Best, Roland E.
245 10 - TITLE STATEMENT
Title Phase-locked loops :
Remainder of title design, simulation, and applications /
Statement of responsibility, etc Roland E. Best.
250 ## - EDITION STATEMENT
Edition statement Fifth edition
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Place of publication, distribution, etc New York :
Name of publisher, distributor, etc McGraw-Hill,
Date of publication, distribution, etc c2003.
300 ## - PHYSICAL DESCRIPTION
Extent ix, 421 pages :
Other physical details illustrations ;
Dimensions 25 cm. +
Accompanying material 1 CD-ROM (4 3/4 in.)
336 ## - CONTENT TYPE
Source rdacontent
Content type term text
337 ## - MEDIA TYPE
Source rdamedia
Media type term unmediated
338 ## - CARRIER TYPE
Source rdacarrier
Carrier type volume
490 ## - SERIES STATEMENT
Series statement McGraw-Hill professional engineering
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc Includes bibliographical references (pages 415-416) and index.
505 ## - FORMATTED CONTENTS NOTE
Formatted contents note Contents: Chapter 1. Introduction to PLLs -- Chapter 2. Mixed-Signal PLLs -- Chapter 3. PLL frequency synthesizers -- Chapter 4. Higher-order loops -- Chapter 5. Computer-Aided design and simulation of mixed-signals PLLs -- Chapter 6. All digital PLLs -- Chapter 7. Computer-aided design and simulation -- Chapter 8. The software PLL -- Chapter 9. The PLL in communications -- Chapter 10. State of the art of commercial PLL integrated circuits.
541 ## - IMMEDIATE SOURCE OF ACQUISITION NOTE
Deans/Chairperson
Department
Subject Category Electronic Communication Engineering
546 ## - LANGUAGE NOTE
Language note English
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Phase-locked loops.
856 42 - ELECTRONIC LOCATION AND ACCESS
Materials specified Contributor biographical information
Uniform Resource Identifier http://www.loc.gov/catdir/bios/mh042/2003046445.html
856 42 - ELECTRONIC LOCATION AND ACCESS
Materials specified Publisher description
Uniform Resource Identifier http://www.loc.gov/catdir/description/mh031/2003046445.html
856 41 - ELECTRONIC LOCATION AND ACCESS
Materials specified Table of contents
Uniform Resource Identifier http://www.loc.gov/catdir/toc/mh031/2003046445.html
906 ## - LOCAL DATA ELEMENT F, LDF (RLIN)
a 7
b cbc
c orignew
d 1
e ocip
f 20
g y-gencatlg
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Source of classification or shelving scheme
Type of record Reference (MAIN)
998 ## - LOCAL CONTROL INFORMATION (RLIN)
Encoded by Sharyn[new]
Date encoded 10/30/2014
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Library Location Shelving location Date acquired Total Checkouts Full call number Barcode Date last seen Price effective from Koha item type Other Library Location
          College Library   30/10/2014   621.3815364 B46 2003 3UCBL000003105 30/10/2014 30/10/2014 Book UCBL_MAIN

University of Cebu - Banilad | 6000, Gov. M. Cuenco Ave, Cebu City, 6000 Cebu, Philippines
Tel. 410 8822 local 7123| e-mail ucbaniladcampus.library@gmail.com

Powered by Koha