Handbook of signal processing systems Vol. 1/ Shuvra S. Bhattacharyya [and three others].
Material type:
TextPublisher: New York: Springer c2013Edition: Second editionDescription: xxi, 479 pagesContent type: text Media type: unmediated Carrier type: volumeISBN: 9781461468585 [hardbound]Online resources: Publisher description | Table of contents only | Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Book
|
621.3824 B46 v.1 2013 (Browse shelf) | Available | 3UCBL000017669 |
Browsing College Library shelves Close shelf browser
| No cover image available No cover image available |
|
|
|
|
|
|
||
| 621.3822 R54 2012 Signals and systems : | 621.38220285536 Sch33 2005 Fundamentals of digital signal processing using MATLAB / | 621.3822078553042 M69 1999 Digital signal processing laboratory using MATLAB / | 621.3824 B46 v.1 2013 Handbook of signal processing systems Vol. 1/ | 621.3824 B46 v.2 2013 Handbook of signal processing systems Vol. 2/ | 621.38254 D98 2009 Communication satellite antennas : | 621.3827 B66 2012 Wireless optical communications / |
Contents: Part I Applications; Signal processing for stereoscopic and multi-view 3D displays -- Video compression -- Inertial sensors and their applications -- Finding it now: construction and configuration of networked classifiers in real-time stream mining systems -- High-energy physics -- Signal processing for wireless transceivers -- Signal processing for cryptography and security applications -- Digital signal processing in home entertainment -- Signal processing for control -- MPEG Reconfigurable video coding -- Signal processing for high-speed links -- Medical image processing -- Low-power wireless sensor network platforms -- Signal processing tools for radio astronomy -- Distributed smart cameras and distributed computer vision -- Part II Architectures; Architectures for stereo vision -- Multicore systems on chip -- Coarse-grained reconfigurable array architectures -- Arithemetic -- Architectures for particle filtering -- Application specific instruction set DSP processors -- FPGA-based DSP -- Application-specific accelerators for communications -- General purpose DSP processors -- Mixed signal techniques -- DSP systems using three-dimensional integration technology -- Part III Design methods and tools; Methods and tools for mapping process networks onto multi-processor systems-on-chip -- Dynamic dataflow graphs -- DSP instruction set simulation -- Integrated modeling using finite state machines and dataflow graphs -- C compilers and code optimization for DSPs -- Kahn process networks and a reactive extension -- Decidable dataflow models or signal processing: synchronous dataflow and its extensions -- Systolic arrays -- Multidimensional dataflow graphs -- Compiling for VLIW DSPs -- Software compilation techniques for MPSoCs -- Embedded C for digital signal processing -- Signal flow graphs and data flow graphs -- Optimization of number representation -- Polyhedral process networks -- Mapping decidable signal processing graphs into FPGA implementations.
Computer Studies : Information System
English
There are no comments on this title.